Publications
Copyright information: personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the publisher.
Implementation of a Reprogrammable DSP/FPGA Based Platform for Real-Time HD Video Coding
| Publication type | Conference paper |
|---|---|
| Year of publication | 2010 |
| Authors | Federico Fiorucci, Ludovico Verducci, Paolo Micanti, Giuseppe Baruffa, and Fabrizio Frescura |
| Title | Implementation of a Reprogrammable DSP/FPGA Based Platform for Real-Time HD Video Coding |
| Conference name | 4th European DSP Education and Research Conference (EDERC 2010) |
| Volume | |
| Issue | |
| Pages | |
| Editor | |
| Publisher | |
| Date | December 2010 |
| Place | Nice, France |
| ISSN number | |
| ISBN number | 9780955204746 |
| Key words | JPWL, H.264, JPEG 2000, DSP, FPGA |
| Abstract | In this paper we present the architecture of a DSP/FPGA based hardware platform, conceived to leverage programmable logic processing power for high definition video processing. The system is reconfigurable and scalable, since multiple boards may be parallelized to speed-up the most demanding tasks. JPEG 2000 and H.264, both at HD and Super HD resolutions, have been simulated and their performance found on the embedded processing cores. The TI TMS320C6455 DSP has been selected for the instruction set dedicated to Galois field arithmetic, used in the JPWL standard. The results show that real-time, or near real-time, encoding is viable, and the modularity of the architecture allows for parallelization and performance scalability. |
| URL | http://www.ti.com/ww/eu/EDERC2010/ederc2010.html?DCMP=uni_ederc2010&HQS=NotApplicable+OT+ederc2010 |
| DOI | |
| Other information | |
| Paper |