Publications
Copyright information: personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the publisher.
A Reprogrammable Computing Platform for JPEG 2000 and H.264 SHD Video Coding
| Publication type | Conference paper |
|---|---|
| Year of publication | 2010 |
| Authors | Giuseppe Baruffa, Federico Fiorucci, Fabrizio Frescura, Paolo Micanti, Ludovico Verducci, and Barbara Villarini |
| Title | A Reprogrammable Computing Platform for JPEG 2000 and H.264 SHD Video Coding |
| Conference name | 8th IEEE Workshop on Embedded Systems for Real-time Multimedia (Estimedia 2010) |
| Volume | |
| Issue | |
| Pages | 107–113 |
| Editor | |
| Publisher | IEEE |
| Date | October 2010 |
| Place | Scottsdale, AZ, USA |
| ISSN number | |
| ISBN number | 9781424490844 |
| Key words | |
| Abstract | In this paper we present the architecture of a DSP/FPGA based hardware platform, conceived to leverage programmable logic processing power for high definition video processing. The system is reconfigurable and scalable, since multiple boards may be parallelized to speed-up the most demanding tasks. JPEG 2000 and H.264, both at HD and Super HD resolutions, have been simulated and their performance found on the embedded processing cores. The results show that real-time, or near real-time, encoding is viable, and the modularity of the architecture allows for parallelization and performance scalability. |
| URL | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5666990 |
| DOI | http://dx.doi.org/10.1109/ESTMED.2010.5666990 |
| Other information | |
| Paper |